

Embedded Controller Programming



Counters, Timers and I/O in Assembly Language

Ken Arnold

Copyright 2000-2004 Ken Arnold

1

Outline



- Timer/Counters
- Serial Port
- More 8051 Instructions
- Examples

Copyright 2000-2004 Ken Arnold

2


Timer/Counters

- Control Register
- Modes: (Timers 0,1)
 - Counting, Timing
 - One shot 16 bit (mode 1)
 - Auto reload 8 bit (mode 2)
- Timer 2 Enhanced modes:
 - 16 bit auto reload
 - Capture/compare

Copyright 2000-2004 Ken Arnold

3


8051 Timer Mode 1



Copyright 2000-2004 Ken Arnold

4

Timer Control TCON 088h



- TFx Timer x Overflow Flag (input)
- TRx Timer x Run Enable (control)
- IEx Ext Int Detect Flag (input)
- ITx Ext Int Edge Sensitive 1=Edge 0=Level

Copyright 2000-2004 Ken Arnold

5


Timer Flags

- Timers set flag on overflow
 - Count increments every 12 clock cycles
- Mode 1 used for a single 16 bit delay
 - One-shot delay, then it must be reloaded
- Mode 2 reloads automatically, 8 bit delay
 - TLx reloaded with THx when TLx overflows
 - Results in constant interrupt frequency
- Load timer with 2's complement of count!

Copyright 2000-2004 Ken Arnold

6

8051 Timer Mode 2



Copyright 2000-2004 Ken Arnold

7


Serial Data

- **Synchronous (clocked):**
 - Separate data and clock signals
 - Shift register serial mode 0
 - Also I²C™, SPI™, Microwire™, One-Wire™
- **Asynchronous (unclocked like COM port):**
 - Data signal only, serial modes 1-3
 - Independent clock in receiver
 - UART: Universal Async Receiver Transmitter

Copyright 2000-2004 Ken Arnold

8

Async Serial Data Format




Copyright 2000-2004 Ken Arnold

9

Serial Data Example

Serial data 4DH: ASCII code for upper case 'M'

Binary 0100 1101 - LSB is sent first



Copyright 2000-2004 Ken Arnold

10

Serial Port Modes

- Serial Modes:
 - 0: Ext shift register data on RxD, Clk on TxD
 - 1: 8 bit UART (like the PC's serial COM port)
 - 2: 9 bit, UART fixed clock freq $X/64$ or $X/32$
 - 3: 9 bit, UART variable clock frequency
- Mode 1 most commonly used for RS-232
- Timer 1 Used for Data Bit Rate, Mode 2

Copyright 2000-2004 Ken Arnold

11

Serial Control SCON 098h


7	6	5	4	3	2	1	0
SM0	SM1	SM2	REN	TB8	RB8	TI	RI

- RI=1 when Serial Receive Buffer is Full
- TI=1 when Serial Transmit Buffer is Empty
- MUST be cleared using CLR TI or CLR RI

Copyright 2000-2004 Ken Arnold

12

SCON cont'd

- SM0, SM1 Select Modes 0..3
- SM2=1: Multiprocessor RI set if RB8=1
- REN=1 Enables Receiver
- RB8, TB8 Ninth bit received or transmitted

Copyright 2000-2004 Ken Arnold

13

Assembler



- Overview of asm51.pdf Manual
- Syntax
- Notation
- Pseudo-Ops
- Directives

Copyright 2000-2004 Ken Arnold

14

SDK Monitor Commands



- Review Monitor Commands
- ? Or Help Command: lists commands
- Reserved Names / SFRs
- Assemble/Disassemble
- PS: Through/over Calls
- Go vs. Execute

Copyright 2000-2004 Ken Arnold

15

Example Programs



- Simple P1 I/O
- Counters:
 - counter1.asm, counter2.asm
- Timers:
 - timer0.asm, timer1.asm, timer2.asm
- Serial I/O:
 - serial1.asm, serial2.asm, serial3.asm

Copyright 2000-2004 Ken Arnold

16

8052 Pin Definitions

Port 1 bit 0	1 P1.0 (T2)	Vcc 40	+3 or 5V Power
Port 1 bit 1	2 P1.1 (T2EX)	(AD0) P0.0 39	Port 0.0 (Address/Data bit 0)
Port 1 bit 2	3 P1.2	(AD1) P0.1 38	Port 0.1 (Address/Data bit 1)
Port 1 bit 3	4 P1.3	(AD2) P0.2 37	Port 0.2 (Address/Data bit 2)
Port 1 bit 4	5 P1.4	(AD3) P0.3 36	Port 0.3 (Address/Data bit 3)
Port 1 bit 5	6 P1.5	(AD4) P0.4 35	Port 0.4 (Address/Data bit 4)
Port 1 bit 6	7 P1.6	(AD5) P0.5 34	Port 0.5 (Address/Data bit 5)
Port 1 bit 7	8 P1.7	(AD6) P0.6 33	Port 0.6 (Address/Data bit 6)
Reset Input	9 RST	(AD7) P0.7 32	Port 0.7 (Address/Data bit 7)
Port 3.0 (Receive data)	10 P3.0 (RXD)	/EA 31	External Access Enable
Port 3.1 (Transmit data)	11 P3.1 (TXD)	ALE 30	Address Latch Enable
Port 3.2 (Interrupt 0)	12 P3.2 (/INT0)	/PSEN 29	Program Store Enable
Port 3.3 (Interrupt 1)	13 P3.3 (/INT1)	(A15) P2.7 28	P2.7 (Address bit 15)
Port 3.4 (Timer 0 In)	14 P3.4 (T0)	(A14) P2.6 27	P2.6 (Address bit 14)
Port 3.5 (Timer 1 In)	15 P3.5 (T1)	(A13) P2.5 26	P2.5 (Address bit 13)
Port 3.6 (Data Write)	16 P3.6 (/WR)	(A12) P2.4 25	P2.4 (Address bit 12)
Port 3.7 (Data Read)	17 P3.7 (/RD)	(A11) P2.3 24	P2.3 (Address bit 11)
Crystal pin 2	18 XTAL 2	(A10) P2.2 23	P2.2 (Address bit 10)
Crystal pin 1	19 XTAL 1	(A9) P2.1 22	P2.1 (Address bit 9)
Ground	20 Vss	(A8) P2.0 21	P2.0 (Address bit 8)

Copyright 2000-2004 Ken Arnold

17

Port I/O for the 8051 family


- Ports are SFRs in Internal Data Memory
- Port is 0ffh (same as 0xff in C) after Reset
- Port 1 is uncommitted - location 90h
- Bit addressable from bits 90h to 97h
 - LSB address = 90h, MSB address = 97h
- SDK Port 1 on DIP plug pins 1..8
 - Access with monitor command P1

Copyright 2000-2004 Ken Arnold

18

Driving an LED directly

- 8051 Port $I_{OL} \gg I_{OH}$
- Drive LED from 5V
- LED OFF when bit = 1
- LED ON when bit = 0
- For LED with $V_f \approx 2V$
 - voltage across R is:
 $+5V - 2V = 3V$
 - current in R and LED:
 $3V/330 \text{ ohms} = 9 \text{ mA}$



Copyright 2000-2004 Ken Arnold

19

8051 Programming Model

- General Architecture
 - Harvard - Separate Program and Data Memory
 - Accumulator Based
- Memory Spaces and Data Paths
 - Multilevel Data Access: Byte and Bit Level
- Instruction Set
 - CISC - Complex Instruction Set

Copyright 2000-2004 Ken Arnold

20

Programmer's CPU Model



- Address Mode Notation
- Types of Operands
- Memory Addresses
- Access Methods

Copyright 2000-2004 Ken Arnold

21

Address Notation



- Rn range: R0..R7
 - Register Rn of the current Register Bank.
- direct range: 00-FFh
 - 8-bit internal data location's address.
 - Internal Data RAM location (0-7Fh) or
 - SFR (80-FFh) SFRs are usually referenced by symbolic name, e.g. P1 rather than 90h.

Copyright 2000-2004 Ken Arnold

22

Address Notation 2



- @Ri range: @R0 or @R1 only
 - 8-bit internal data location (0-FFh) addressed indirectly through register R1 or R0.
- #data range: 0-FFh
 - 8-bit constant included in the instruction
- #data 16 range: 0-FFFFh
 - 16-bit constant included in the instruction

Copyright 2000-2004 Ken Arnold

23

Address Notation 3



- addr 16 range: 0-FFFFh
 - 16-bit destination address. Used by LCALL and LJMP. A branch can be anywhere within the 64k-byte Program Memory address space.
- addr 11 range: 0-7FFh
 - 11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2k-byte page of program memory as the first byte of the following instruction.

Copyright 2000-2004 Ken Arnold

24

Address Notation 4



- rel (RELative) Range: -128 to +127
 - Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps
 - Range is -128 to +127 bytes relative to first byte of the following instruction
- bit Range: 0-FFh
 - Bit in Internal Data RAM (bit address 0-7Fh)
 - Special Function Register bits (address 80-FFh)

Copyright 2000-2004 Ken Arnold

25

Data Pointer




- dptr: 16 bit address pointer
 - Initialize with `MOV dptr,#data16`
 - Upper and lower bytes are also SFRs:
 - High and low byte of dptr are dph and dpl
- Used for references to Address Spaces:
 - External Data
 - `MOVX a,@dptr` or `MOVX @dptr,a`
 - Code Memory
 - `MOVC a,@a+dptr` note address is `@[a+dptr]`

Copyright 2000-2004 Ken Arnold

26

External Data Access

- External Data - Indirect Only
 - Address range 0000-FFFFh
 - Using 16 Bit Data Pointer (dptr)
 - MOVX a,@dptr ; load a from xdata
 - MOVX @dptr,a ; store a in xdata
 - Address range 00-FFh using 8 bit pointers @R0/@R1
 - MOVX a,@R0 ; indirect from xdata
 - MOVX a,@R1 ; range 0-FFh
 - MOVX @R0, a
 - MOVX @R1, a



Copyright 2000-2004 Ken Arnold

27

Using DPTR (Data Pointer)

```

mov    dptr,#uartsr    ; Address of uart status reg
movx   a,@dptr          ; Get status byte from uart

etc...                  ; ...code continues
                        ; Memory mapped I/O


uartsr equ    0fff9h    ; UART status register
uartd  equ    0fffbh    ; UART data register
rxrdy  equ    01h       ; receive buffer full
txrdy  equ    04h       ; transmit buffer empty
    
```

Copyright 2000-2004 Ken Arnold

28

Data Memory Access

- Internal Data
 - Range 00-7Fh
 - Direct address, 8 bits: 0-7Fh
 - MOV a,nnh where nn<80h
 - MOV a,@R0 where R0<80h
 - Range 80-FFh
 - Indirect Access ONLY
 - Addresses 80-FFh
 - MOV a,@Ri
 - Examples:
 - MOV a,@R0
 - MOV direct, @R0



☒ Direct addr >=80h is SFR

☒ Example


☒ MOV a,90h ; get Port1

Copyright 2000-2004 Ken Arnold

29

Internal Data Memory

- Registers R0..R7
 - 8 registers per bank
 - 4 Banks available
- Bit Addressable 20-2Fh
- General Purpose 30-7Fh
- SFRs:
 - Accumulator, I/O
 - PSW, B, Counter/Timer
 - Misc. Registers



Copyright 2000-2004 Ken Arnold

30

SFR Addresses

- SFRs 80-FFh
- Some are Bit Addressable (if last 3 bits of SFR address = 0)
 - ex:P1.3 is bit 93h
- Available SFRs Depend on CPU variant used

8 BYTES

F8									FF
F0	B								F7
E8									E7
E0	ACC								E7
D8									D7
D0	PSW								D7
C8									C7
C0									C7
B8	IP								B7
B0	P3								B7
A8	IE								A7
A0	P2								A7
98	SCON	SBUF							9F
90	P1								97
88	TCON	TMOD	TL0	TL1	TH0	TH1			8F
80	P0	SP	DPL	DPH				PCON	87

↑
BIT ADDRESSABLE

Copyright 2000-2004 Ken Arnold

31

Control Transfer

- | | |
|--|--|
| <ul style="list-style-type: none"> ■ JMP addr <ul style="list-style-type: none"> ■ Go to address ■ JMP @a+dp_{tr} <ul style="list-style-type: none"> ■ Indirect Jump ■ Address @(a+dp_{tr}) ■ JZ rel <ul style="list-style-type: none"> ■ if Accumulator is Zero ■ JNZ rel <ul style="list-style-type: none"> ■ if Acc. is Non-Zero | <ul style="list-style-type: none"> ■ CALL addr <ul style="list-style-type: none"> ■ Save PC on stack ■ Go to subroutine address ■ RET return <ul style="list-style-type: none"> ■ Pop PC from stack ■ RETI <ul style="list-style-type: none"> ■ Return from ISR ■ Allows Interrupts |
|--|--|

Copyright 2000-2004 Ken Arnold

32

Control Transfer 2



- **CJNE** Compare and jump if Not Equal
 - CJNE @Ri,#data,rel
 - CJNE a,#data,rel
 - CJNE a,direct,rel
 - CJNE Rn,#data,rel
- **DJNZ** Decrement and Jump if Not Zero
 - Loop counter: DJNZ counter,address
 - DJNZ direct,rel
 - DJNZ Rn,rel

Copyright 2000-2004 Ken Arnold

33

Data Path: Logic



- | | |
|--|--|
| <ul style="list-style-type: none">■ CLR A<ul style="list-style-type: none">■ clears A■ CPL A<ul style="list-style-type: none">■ one's complement of A■ Rotate Accumulator:<ul style="list-style-type: none">■ RR A lsb -> msb■ RL A msb -> lsb■ RRC A lsb -> c -> msb■ RLC A msb -> c -> lsb | <ul style="list-style-type: none">■ Bit-wise Logical<ul style="list-style-type: none">■ Destination is A:<ul style="list-style-type: none">■ ANL A, x■ ORL A, x■ XRL A, x■ x Operands can be:<ul style="list-style-type: none">■ #data, Rn, @Ri, direct■ Destination is Direct<ul style="list-style-type: none">■ ANL direct, #data■ ANL direct, a |
|--|--|

Copyright 2000-2004 Ken Arnold

34

Bit Operations



- MOV (c is carry bit)
 - MOV c,bit
 - MOV bit,c
- CLR clear bit
 - CLR c CLR bit
- SETB set bit
 - SETB c SETB bit
- CPL complement bit
 - CPL c CPL bit
- ANL
 - Logical AND
 - ANL c,bit ; c AND bit
 - ANL c,/bit ; c AND NOT bit
- ORL
 - Logical OR
 - ORL c,bit ; c OR bit
 - ORL c,/bit ; c OR NOT bit

Copyright 2000-2004 Ken Arnold

35

Bit Conditional Jumps



- JB jump if bit = 1
 - JB bit,rel
- JNB jump if bit = 0
 - JNB bit,rel
- JC jump if carry = 1
 - JC rel
- JNC jump if carry = 0
 - JNC rel
- JBC jump on bit & clr
 - JBC bit,rel
 - jump if bit = 1, clear bit
 - Can be used for semaphore operations
 - Indivisible test and clear
 - a.k.a. mutex

Copyright 2000-2004 Ken Arnold

36

Conditional Branching



```
low:                ; waits until external
    jb  P1.0, low ; switch pulls P1.0 low
    call delay    ; debounce delay
    ...

high:               ; waits until external
    jnb P1.0, high; switch is opened
    ....
```

Copyright 2000-2004 Ken Arnold

37

Summary



- Timer/Counters
- Serial Port
- More 8051 Instructions
- Examples

Copyright 2000-2004 Ken Arnold

38