







































CPU Signal	Keypad	CPU Pin#	Keypad Pin#
P1.0	Row 2	1	1
P1.1	Row 3	2	2
P1.2	Col 1	3	3
P1.3	Row 4	4	4
P1.4	Col 2	5	5
P1.5	Col 3	6	6
P1.6	Col 4	7	7
P1.7	Row 1	8	8























![](_page_16_Figure_0.jpeg)

![](_page_16_Figure_1.jpeg)

![](_page_17_Figure_0.jpeg)

![](_page_17_Figure_1.jpeg)

![](_page_18_Figure_0.jpeg)

![](_page_18_Figure_1.jpeg)

![](_page_19_Figure_0.jpeg)

![](_page_19_Figure_1.jpeg)

![](_page_20_Figure_0.jpeg)

![](_page_20_Figure_1.jpeg)

![](_page_21_Figure_0.jpeg)

Reset and Interrupt Vectors				
	; SDK In	terrupt Vectors offset by 4000h		
base eq	u 4000h	; SDK code in RAM		
org	g base	; addr of user code		
jm	p start	; Reset entry point		
org	g base+3	; Int vector 0: External INT0		
jm	p int0isr	; jump to INTO ISR		
org	g base+0b	bh ; Int vector 1: Timer0		
jm	p tmr0isr	; jump to Timer0 ISR		
eto	5	; vectors every 8 bytes		
		44		

![](_page_22_Figure_0.jpeg)

![](_page_22_Figure_1.jpeg)

![](_page_23_Figure_0.jpeg)

![](_page_23_Figure_1.jpeg)

![](_page_24_Figure_0.jpeg)

![](_page_24_Figure_1.jpeg)

![](_page_25_Figure_0.jpeg)

![](_page_25_Figure_1.jpeg)

![](_page_26_Figure_0.jpeg)

![](_page_26_Figure_1.jpeg)

![](_page_27_Figure_0.jpeg)

![](_page_27_Figure_1.jpeg)

![](_page_28_Figure_0.jpeg)

![](_page_28_Figure_1.jpeg)

![](_page_29_Figure_0.jpeg)

![](_page_29_Figure_1.jpeg)